Skip to content

Conversation

@matetokodi
Copy link
Contributor

No description provided.

Copy link
Collaborator

@zherczeg zherczeg left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM

@ksh8281
Copy link
Collaborator

ksh8281 commented Dec 10, 2025

How about to set allow_failure flags on risc-v checks while fix risc-v issues?

@matetokodi
Copy link
Contributor Author

I'd want to fix the riscv issues before this is merged;

I also noticed (in target.cmake) that for the tizen target x64, x86, arm, aarch64, and riscv64 are all supported, should I add riscv32 there too?

@ksh8281
Copy link
Collaborator

ksh8281 commented Dec 10, 2025

Sounds good!

Fix 64 bit compares on riscv32

Signed-off-by: Máté Tokodi [email protected]
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants