EmbeddedMachineLearning/stm32_utility.py at main · senaerg/EmbeddedMachineLearning · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
###################################################################################
#   Copyright (c) 2021 STMicroelectronics.
#   All rights reserved.
#   This software is licensed under terms that can be found in the LICENSE file in
#   the root directory of this software component.
#   If no LICENSE file comes with this software, it is provided AS-IS.
###################################################################################
"""
STM32 helper functions
"""

# todo - push the STM32 flags/definition in an interface file (TBD) to share them
#        with the C-code.

#  format(32b)    31..24: STM32 series
#                 23..17: spare
#                 16:     FPU is enabled or not
#                 15..12: spare
#                 11:     H7/F7:D$ is enabled
#                 10:     H7/F7:I$ is enabled             F4/L4: ART DCen
#                 9:      F7: ART enabled                 F4/L4: ART ICen   L5: ICACHE
#                 8:      F4/L4/F7:ART Prefetch enabled
#                 7..0:   ART number of cycles (latency)
#


_STM32_SERIES_F4 = 1
_STM32_SERIES_F7 = 2
_STM32_SERIES_H7 = 3
_STM32_SERIES_L5 = 4
_STM32_SERIES_L4 = 1


def _is_series(fmt, series):
    return (fmt >> 24) == series


def stm32_id_to_str(dev_id):
    """Helper function to return a Human readable device ID description"""  # noqa: DAR101,DAR201,DAR401

    switcher = {
        0x422: 'STM32F303xB/C',
        0x438: 'STM32F303x6/8',
        0x446: 'STM32F303xD/E',
        0x431: 'STM32F411xC/E',
        0x423: 'STM32F401xB/C',
        0x433: 'STM32F401xD/E',
        0x435: 'STM32L43xxx',
        0x462: 'STM32L45xxx',
        0x415: 'STM32L4x6xx',
        0x470: 'STM32L4Rxxx',
        0x472: "STM32L5[5,6]2xx",
        0x449: 'STM32F74xxx',
        0x450: 'STM32H743/53/50xx and STM32H745/55/47/57xx',
        0x451: 'STM32F7[6,7]xxx',
        0x480: 'STM32H7A3/7B3/7B0',
    }
    desc_ = '0x{:X} - '.format(dev_id)
    desc_ += switcher.get(dev_id, 'UNKNOW')
    return desc_


def stm32_attr_config(cache):
    """Return human desc fpu/cache config  # noqa: DAR101,DAR201,DAR401
        see FW c-file aiTestUtility.c
    """

    def _fpu(cache_):
        if cache_ & (1 << 16):
            return ['fpu']
        return ['no_fpu']

    def _lat(cache_):
        if (cache_ >> 24) > 0 and not _is_series(cache, _STM32_SERIES_L5):
            return ['art_lat={}'.format(cache_ & 0xFF)]
        return []

    def _art_f4(cache_):
        attr = []
        if cache_ & 1 << 8:
            attr.append('art_prefetch')
        if cache_ & 1 << 9:
            attr.append('art_icache')
        if cache_ & 1 << 10:
            attr.append('art_dcache')
        return attr

    def _icache_l5(cache_):
        return ['icache'] if cache_ & 1 << 9 else []

    def _core_f7h7(cache_):
        attr = []
        if cache_ & 1 << 10:
            attr.append('core_icache')
        if cache_ & 1 << 11:
            attr.append('core_dcache')
        return attr

    def _art_f7(cache_):
        attr = []
        if cache_ & 1 << 8:
            attr.append('art_prefetch')
        if cache_ & 1 << 9:
            attr.append('art_en')
        return attr

    desc = _fpu(cache)
    desc.extend(_lat(cache))

    if _is_series(cache, _STM32_SERIES_F4) or _is_series(cache, _STM32_SERIES_L4):
        attr = _art_f4(cache)
        desc.extend(attr)

    if _is_series(cache, _STM32_SERIES_F7) or _is_series(cache, _STM32_SERIES_H7):
        attr = _core_f7h7(cache)
        desc.extend(attr)

    if _is_series(cache, _STM32_SERIES_F7):
        attr = _art_f7(cache)
        desc.extend(attr)

    if _is_series(cache, _STM32_SERIES_L5):
        attr = _icache_l5(cache)
        desc.extend(attr)

    return desc